A theoretical study of a conventional boost converter is presented. Based on the real behavior of the components, two models of the boost converter are introduced: one dealing only with losses through inductor and capacitor and another taking into account switching losses in addition to resistive ones. From these two models, the detailed analytical expressions of both voltage gain factor and conversion efficiency are established taking into account the losses through parasitic resistances and switching losses. The behavior of the converter is then analyzed for each model by simulation for the voltage gain factor and the conversion efficiency.
tracker in order to get maximum power from the PV module. The second stage is a DC to AC inverter to meet the load demand.
Many high step-up DC-DC converters have been designed [10] [11] [12] [13] [14] with advantages and disadvantages but all of them derive from the conventional boost converter [15] [16] [17] [18] [19] [20] .
The conventional boost converter has many disadvantages like high voltage stress across the switching device and reverse recovery problem of output diode. It is also well know that its performance is limited due to higher on state resistance leading to more conduction losses in the switch, losses in the inductor series resistance and the ESR of the output capacitor [21] [22] [23] [24] .
These disadvantages are the major limitation of the use of that type of converter. Many works [25] [26] [27] [28] have been carried out dealing with loss models or loss calculation platforms in order to analyze and optimize the power converters before using them into real operation. Some of them use only conduction loss, missing the switching loss and core loss, which take a large part in the high frequency system losses. Some others took into account switching loss and core loss. A third category used mixed loss model that are able to synthetically and analytically calculate and analyze the component losses and system losses as functions of voltages, power, switching frequency, operating temperature of the heatsink on the semiconductors and so on. Unfortunately, these studies were not carried out on the basic boost converter but on some, more sophisticated structure [28] [29] . Even for studies conducted on boost converter, the inductor loss is calculated in number of turn associated to core loss with magnetic effects [30] [31] [32] but not directly versus inductor parasitic resistance. Thus, it is important to know exactly how resistive losses and switching losses affect the performance of the converter and what is the contribution of both resistive and switching losses relative to each other and compared to the total losses in the converter. That is the aim of this present study. Based on two loss models of the boost converter, this study will present a detailed mathematical formulation of the voltage gain factor and the conversion efficiency for a conventional boost converter. Simulations are then performed in order to exhibit the effects of the different losses but also to quantify these losses compared to the ideal model.
Modeling of the Converter and Mathematical Formulation
The studied converter is presented in Figure 1 ; assuming that all components are ideal and the converter is operating in Continuous Conduction Mode (CCM) [33] as this operating mode is more suited for photovoltaic applications, the basic equations are as follows [34] : When taking into account resistive losses through inductor and capacitor, the boost converter can be presented as shown in Figure 2 and the power balance is written as:
P are respectively the input power, the output power, the power losses through the inductor series resistance r L and the power losses through the capacitor series resistance r C . Expressing the different terms in Equation (3), see
Appendix, Equation (3) can be rewritten in the form:
R is the load resistor. We can then derive the gain factor G as:
The conversion efficiency η is defined by: The power balance for the converter is:
P FET , P D are respectively the power losses though the switch T and the diode D.
After some mathematical manipulations, we obtain (see Appendix):
f S , r DSon , C O are respectively the transistor switching frequency, on resistance and output capacitance; r F and V F are the diode dynamic resistance and forward voltage.
The voltage gain factor G is then deduced as:
For the conversion efficiency, we have:
This leads to:
Results and Discussions
Based on the above mathematical formulation, simulations were performed by 
Voltage Gain Factor
Define We present in Figure 4 the voltage gain factor G versus duty cycle α for various inductor series resistance r L considering small capacitor series resistance r C (Figure 4(a) ) and then larger r C (Figure 4(b) ). These figures show that voltage gain factor first increase until a certain duty cycle α 0 value from which it began decreasing. In fact, when the duty cycle is increasing the losses in the series resistance of the inductor also increase to a threshold from which the losses are so important that the voltage gain factor begin decreasing for duty cycle approaching unity. We can see that this threshold depend directly on the series resistance value r L . For low r L the threshold is reached very close to duty cycle equal to unity but for increasing r L the threshold is reached far from duty cycle equal to unity. This means that the maximum voltage gain factor (corresponding to a duty cycle α 0 ) is shifted left as r L increases. As losses in the inductor increase, the voltage gain factor decrease very rapidly. This means that in practical design the value of r L must be absolutely know otherwise the output voltage could not be guaranteed. there is no significant differences between low r C values and high r C values. We plotted in Figure 5 the voltage gain factor G versus duty cycle α for various r C considering small r L ( Figure 5(a) ) and larger r L ( Figure 5(b) ).
These two figures illustrate very well the above situation; for low r L value as for high r L value, the effect of the capacitor series resistance is very negligible on the voltage gain factor. That is, the effect of the capacitor series resistance could be neglected in a first approach in a practical design contrary to the inductor series resistance.
Taking into account inductor's series resistance could lead up to about 54% lower value of the voltage gain factor than that of ideal calculation (r L = 0); for the case of r C , the gain factor is only up to about 8% lower than ideal calculation (r C = 0). If the output voltage ripple must be kept as low as possible, then the capacitor resistance should be very low, typically about 10 mΩ (example for X5R/X7R capacitors). Given that inductor losses also depend on operating frequency the selected inductor must have high quality factor value, typically before quality turning point.
The effect of the output diode is related to its forward voltage V F ; this forward voltage has to be as low as possible with also a low dynamic resistance value. This goal can be reached by choosing an appropriate Schottky diode.
For a given operating frequency and a set of inductor, capacitor and diode, the voltage gain factor only depend on the switching transistor characteristics. We can see that the major problem comes from the r DSon resistance value for a given operating frequency: the r DSon value dictate the choice of the switching transistor when power-rating conditions are satisfied. It can also be noted that the quality of inductor plays a role only when r DSon is low (nearly 50% decrease for a poor quality inductor); indeed, for higher r DSon values the losses in the transistor prevail on those from the inductor. When r DSon decrease, the losses through the transistor become negligible and the inductor losses prevail. Figure 6 shows the conversion efficiency profile versus duty cycle for various r L values considering small r C (Figure 6(a) ) and larger r C (Figure 6(b) ).
Conversion Efficiency
This figure shows that as the duty cycle increases, the conversion decrease and this decrease is very marked for duty cycles close to unity if the series resistance r L of the inductor is small. When r L is high, the losses in the inductor prevail as duty cycle increase leading to the observed decrease of the conversion efficiency.
It can be noted that the effect of r L is very important for both low and high capacitor's series resistance. Taking into account r L could lead to an efficiency difference up to about 40% compared to unity (ideal conversion efficiency).
In Figure 8 the Conversion efficiency profile is presented versus duty cycle for various r C values considering small r L (Figure 8(a) ) and larger r L (Figure 8(b) ).
As observed before ( Figure 5 ), we can see in Figure 8 that the effect of the series resistance of the capacitor is smaller than that of the series resistance of the inductor.
With both Figure 7 and Figure 8 , we can see that it is recommended to not operate at duty cycles more than 0.8 as series resistances effect are more marked in that area. In fact operating with duty cycle close to unity increase the semiconductor stress and then decrease markedly the lifetime of the converter.
We now present in Figure 9 the conversion efficiency versus duty cycle for different transistors to illustrate transistor characteristics effect on the conversion efficiency for a given operating frequency and a set of inductor, capacitor and diode. Figure 9 shows that r DSon is a very important parameter as noted before in Figure 6 ; for high r DSon the conversion efficiency decrease very markedly as the duty cycle increase. This decrease can reach 20% or more in the conversion efficiency depending on the operating duty cycle. This point out the importance of 
Conclusions
We have presented in this paper a detailed theoretical study of a conventional boost converter. We have taken into account the real behavior of the passive and active component of the boost converter and we analyzed its voltage gain factor and conversion efficiency. It has been showed that inductor series resistance and transistor r DSon resistance play the most important role leading to a decrease to up to 50% in the voltage gain factor. We also showed that it is not recommended to use duty cycle close to unity because losses effects are most important there with a markedly decrease of both voltage gain factor and conversion efficiency.
The effect of the capacitor series resistance is negligible for the voltage gain factor (less than 8%) and conversion efficiency; however, the designer must keep in mind that the series resistance of the capacitor directly affect the output ripple voltage and the control loop stability. The last parameter is the switching transistor r DSon that must be as low as possible as the conversion efficiency of the converter will decrease markedly as duty cycle increase (up to 20%).
Despite its low voltage gain factor, a well-designed conventional boost converter can reach the fixed goal with the advantage of a simpler control loop leading to a cost effective and more robust design.
Integrating this equation give rise to the current flowing through the coil L:
with I Lm being the minimum of i L . When T is off, the voltage across L can be written as:
This above equation give rise to i L in the form:
with now I LM being the maximum of i L . I LM and I Lm are reached respectively at the switching on and off of S and are related by:
with T being the switching period, α the duty cycle and
Combining these two equations, we obtain the output voltage 0 V as (2): The power dissipated through r C is given by: 
